An algorithmic analog-to-digital converter with low ratio- and gain-sensitivities 4N-clock conversion cycle | IEEE Conference Publication | IEEE Xplore