Analysis based reduction using sensitivity analysis

We present a new method to tackle the problem of rising complexity in circuit simulation caused by an increasing number of interconnect parameters which are to be taken into account during chip design. Our new reduction approach is based on the goal of the simulation analysis and uses an efficient sensitivity analysis to achieve a large degree of reduction without sacrificing accuracy