Exploring ASIC design space at system level with a neural network estimator | IEEE Conference Publication | IEEE Xplore