A New Design Technique, for Digital PLL Synthesizers | IEEE Journals & Magazine | IEEE Xplore