A 256-Kb Dual-- SRAM Building Block in 65-nm CMOS Process With Actively Clamped Sleep Transistor | IEEE Journals & Magazine | IEEE Xplore