Propagating SET Characterization Technique for Digital CMOS Libraries

A circuit architecture based on simple logic gates is described which uses small chip areas and low speed testing to characterize single event transients for digital applications. Utility of this architecture is demonstrated with heavy ion data on a 130 nm library