A New Technique to Exploit Instruction-Level Parallelism for Reducing Microprocessor Power Consumption | IEEE Conference Publication | IEEE Xplore