VDD Scaling for FinFET Logic and Memory Circuits: the Impact of Process Variations and SRAM Stability | IEEE Conference Publication | IEEE Xplore