Design of monitored self-checking sequential circuits for enhanced fault models | IEEE Conference Publication | IEEE Xplore