Computer simulation of IGBT losses in PFC circuits

An analysis is presented that forms the basis of an algorithm for calculating the IGBT losses in a power factor correction (PFC) circuit. The method employs experimental data from an offline test circuit that closely resembles the switching conditions in an actual PFC. This technique provides calculated values of both the conduction and switching losses of the main transistor in a boost-type PFC circuit. Experimental results for a 6 kW PFC are also included.<
>