An architecture for parallel interpretation: performance measurements

An innovative architecture for parallel interpretation of high-level machine languages has been described by Manwaring et al. (1994). Performance measurements of the architecture, obtained by running representative benchmark programs on a cycle level simulator, are presented. The results show that a speed up of about two is achieved compared to the traditional sequential machine language interpretation on a single processor.<
>