A new accurate and hierarchical timing analysis approach

A new and efficient procedure to evaluate the timing performance of VLSI circuits with circuit level accuracy is proposed. The efficiency is obtained by rapidly identifying the critical portions of the circuit at high hierarchical levels with rough delay models. These portions are then successively studied at more detailed levels for maximal accuracy. This procedure, implemented and applied to several circuits, is shown to significantly reduce the analysis time.<
>