Dual polycide gate and dual buried contact technologies achieving a 0.4 /spl mu/m nMOS/pMOS spacing for a 7.65 /spl mu/m/sup 2/ full-CMOS SRAM cell

An enlarged grain dual polycide gate and a dual buried contact technology using regrown amorphous-Si have been developed for high density full-CMOS SRAM cell. Lateral dopant diffusion has been suppressed to be less than 0.2 /spl mu/m, as a result, 0.4 /spl mu/m nMOS/pMOS spacing was realized using an 850/spl deg/C process. This technology can also achieve dual buried contact with low resistance and suppress gate depletion simultaneously. A 7.65 /spl mu/m/sup 2/ full-CMOS cell using 0.35 /spl mu/m design rule has been realized and superior cell stability at 1.5 V operation has been confirmed.<
>