Parametric yield prediction of complex, mixed-signal ICs

A method is presented which helps the designer to quickly predict the parametric yield of complex, mixed-signal ICs. It builds on previous approaches which use behavioural simulation, regression modelling and a hierarchical approach to perform this task. A novel enhancement is proposed which overcomes some of the inaccuracies introduced from using regression models to generate predictions for test result distributions.<
>