A methodology for analog high-level synthesis

This paper presents a new methodology to automate the high-level synthesis of the analog part within mixed-signal ASICs. An architecture is generated from an analog behavioral description and a full set of specifications is determined for all the modules within that architecture. The proposed approach is illustrated with a sensor interface example.<
>