Transistor size optimization in layout design rule migration

A new design rule migration system based on a compaction method has been developed. A transistor size optimization method has been employed in the system to achieve high performance of the circuit. The cost functions for the optimization are critical path delay time and power dissipation. The experimental work for a discrete cosign transform core processor (102 transistors) has shown the effectiveness of the migration system and the optimization method.<
>