PLL timing design techniques for large-scale, high-speed, low-power, and low-cost SRAMs

PLL timing design techniques introduced here feature (1) a word-line resetting-equalization scheme employing a clock-cycle proportional pulse, (2) a clock cyclic input buffer power-cutting scheme employing a clock-edge lookahead pulse, and (3) a super-pipelined parallel test scheme which allows the evaluation of high-speed LSIs by low-speed LSI testers. These techniques successfully contribute to the development of a 7 ns 16 Mb BiCMOS SRAM LSI.<
>