GaAs HBT gate array for high performance ASICs

A high speed HBT gate array has been developed for applications requiring data rates up to 5 Gbps. Die size is 2.2 mm/spl times/2.2 mm and is packaged in a 68 pin leaded chip carrier with 20 pair of differential I/O signals. Typical power dissipation is 1 to 3 Watts. The array uses three levels of series gating enabling complex logic functions to be implemented efficiently. The top level gate delay is 40 ps for a fanout of one and 60 fF load.<
>