Settling time analysis of a replica-amp gain enhanced operational amplifier

The effect of a replica-amp gain enhancement technique on the settling time of a two-stage op-amp is analyzed. It is found that since the added poles and zeros are comparable to the closed-loop bandwidth, there is only a small effect on the settling time. This analytical result is confirmed by both SPICE simulation and test-chip measurements.<
>