An analytical delay expression for source-coupled FET logic (SCFL) inverters | IEEE Journals & Magazine | IEEE Xplore