FPGA design with Mentor and Altera CAD software

This paper is an overview of top-down design with Mentor and Altera CAD tools. It outlines the entire process of designing hardware from writing VHDL to mapping the design to an FPGA. Intermediate steps including synthesis, optimisation, function simulation, layout and partitioning are also discussed. The conclusion derives from our experiences.<
>