Design and implementation of a fast logarithmic stepped sine for a fixed sample rate digital network analyser | IEEE Conference Publication | IEEE Xplore