Test generation for redundant faults in combinational circuits by using delay effects | IEEE Conference Publication | IEEE Xplore