A built-in I/sub DDQ/ test circuit utilizing upper and lower limits | IEEE Conference Publication | IEEE Xplore