Simulation of high speed interconnects using a convolution-based hierarchical packaging simulator | IEEE Journals & Magazine | IEEE Xplore