Synthesis of delay-verifiable combinational circuits | IEEE Journals & Magazine | IEEE Xplore