Rigorous electromagnetic modeling of chip-to-package (first-level) interconnections | IEEE Conference Publication | IEEE Xplore