Reconfigurable buses with shift switching-architectures and applications

The authors introduce shift switching as a promising new technique for the design of several processor array architectures. The proposed technique can considerably improve the performance of reconfigurable bus systems. The purpose is to show that a reconfigurable bus system equipped with the shift switching capability can significantly reduce the cost to run a number of fundamental parallel algorithms. The examples include sorting, list ranking, and arbitrary array sum.<
>