A parallel architecture for co-occurrence matrix computation

Using the odd-even network topology, a parallel hardware architecture for gray level image co-occurrence matrix computation is designed. The architecture consists of simple, regularly structured processing elements (PE's) operating in parallel. As a result, the proposed design is suitable for VLSI implementation. The use of a co-occurrence matrix computational unit of fixed size to handle large images is considered.<
>