Multi-bit parallel digital adder using a symmetric signed-digit numbers

A new recoding truth-table (using redundant signed-digit numbers) with a symmetrical complemented relationship between input minterms and their corresponding output bits is developed. Multi-bit parallel digital circuits for both the recoding algorithm and the adder logical functions are realized using OR-AND and AND-OR realizations.<
>