Hardware-software co-designing benchmark-driven superpipelined instruction set processors

This paper focuses on the issues of designing an optimal superpipelined ISP (instruction set processor) driven by a set of benchmark programs. Most issues discussed in this paper also apply to VLIW and superscalar processors.<
>