Coupled noise analysis for adjacent vias in multilayered digital circuits | IEEE Journals & Magazine | IEEE Xplore