Hardware implementation of a multiprocessor system controlled by Petri nets | IEEE Conference Publication | IEEE Xplore