Via hole, bond wire and shorting pin modeling for multi-layered circuits | IEEE Conference Publication | IEEE Xplore