Architectural verification of processors using symbolic instruction graphs | IEEE Conference Publication | IEEE Xplore