A 32-bank 256-Mb DRAM with cache and TAG | IEEE Journals & Magazine | IEEE Xplore