A redefinable symbolic simulation technique for testability design rules checking | IEEE Conference Publication | IEEE Xplore