Techniques for fabrication of wafer scale interconnections in multichip packages | IEEE Journals & Magazine | IEEE Xplore