A covariance model for the yield of large memory chips | IEEE Conference Publication | IEEE Xplore