A design model for surface-termination optimization of off-state semiconductor devices | IEEE Journals & Magazine | IEEE Xplore