Simulated annealing for folding of programmable logic arrays | IET Conference Publication | IEEE Xplore