Design, optimization, and characterization of a low temperature RPECVD MOS gate stack process | IEEE Conference Publication | IEEE Xplore