Addendum to "Hierarchical scalable photonic architectures for high-performance processor interconnection" | IEEE Journals & Magazine | IEEE Xplore