Modeling of ultrathin double-gate nMOS/SOI transistors | IEEE Journals & Magazine | IEEE Xplore