Analog implementations of sampling detectors

The motivation for pursuing analog implementations of sampling detectors is presented. Two implementations, a Viterbi detector and a decision feedback equalizer, are described in detail at the block-diagram level. The issues of importance in the design of analog sampling detectors are discussed, and some circuit designs are presented. The concomitant problems of analog equalization and timing recovery are briefly addressed.<>