Annealing of degraded npn-transistors/spl minus/mechanisms and modeling | IEEE Journals & Magazine | IEEE Xplore