Novel loop structure enables a bit synchronizer to operate over multi-decade data rates

The extraction of a spectral component at the clock frequency is solved by means of an edge detector. The requirement for a constant Q in the bandpass filter is solved by a state variable filter controlled by two multiplying DACs. The phase locked loop is controlled by three multiplying DACs that enable a constant damping factor to be maintained whilst varying the natural frequency very widely.<
>