Single event upset test structures for digital CMOS application specific integrated circuits | IEEE Journals & Magazine | IEEE Xplore