The folded Gilbert cell: a low voltage high performance CMOS multiplier

Three linearity-improved implementations of a Gilbert cell in CMOS technology are presented. They have low voltage supply requirements and wide input signal ranges on both inputs. Experimental results of a CMOS test chip are presented. The utilization of the cell as a very wide tuning range linear transconductor is discussed.<
>