A VLSI implementation of an interface for a dual protocol high speed active bus

A new multiple bus architecture with an active backplane has been developed. The authors examine the existing data transfer protocol for part of the architecture, then develop the complete data transfer protocol for the whole architecture. They also prove the feasibility of bridging a system using this new bus-based architecture to an existing system which uses a different communication network. As an example of this capability, an implementation of a bridge chip for the AN/AYK-14(V) military airborne computer system bus is described.<
>